GB/T 46280.5-2025

Active

Specification for chiplet inerconnection interface—Part 5: Physical layer technical requirements based on 2.5D package

芯粒互联接口规范 第5部分:基于2.5D封装的物理层技术要求

Standard Type
GBT
ICS
31.200
CCS
L55
Status
Active
Issue Date
2025-08-19
Implementation
2026-03-01
Centralized Committee
工业和信息化部(电子)
Issuing Authority
国家市场监督管理总局、国家标准化管理委员会

Application Summary AI generated

This standard specifies the physical layer technical requirements for chiplet interconnection interfaces using 2.5D packaging, including electrical parameters, signal integrity, and timing specifications. It is applied in the design and manufacturing of advanced semiconductor packages, such as high-performance computing, AI accelerators, and data center processors, where multiple chiplets are integrated on an interposer. The standard ensures interoperability and reliable data transmission between chiplets from different suppliers in multi-die system-in-package (SiP) designs.

Related Standards

Transparency note: The application summary and key sentences on this page were automatically generated by AI from the standard's original text. This content has not been human-verified and should not be used for compliance or regulatory purposes. Always refer to the official standard document from the issuing authority.