GB/T 46280.3-2025

Active

Specification for chiplet inerconnection interface—Part 3: Data link layer technical requirements

芯粒互联接口规范 第3部分:数据链路层技术要求

Standard Type
GBT
ICS
31.200
CCS
L55
Status
Active
Issue Date
2025-08-19
Implementation
2026-03-01
Centralized Committee
工业和信息化部(电子)
Issuing Authority
国家市场监督管理总局、国家标准化管理委员会

Application Summary AI generated

This standard specifies the technical requirements for the data link layer of chiplet interconnection interfaces, including data framing, flow control, error detection, and retransmission mechanisms. It is applied in the design and integration of multi-die semiconductor packages, particularly for high-performance computing, AI accelerators, and advanced system-in-package (SiP) products. The standard ensures reliable data transfer between chiplets from different manufacturers, enabling interoperability in heterogeneous integration environments.

Related Standards

Transparency note: The application summary and key sentences on this page were automatically generated by AI from the standard's original text. This content has not been human-verified and should not be used for compliance or regulatory purposes. Always refer to the official standard document from the issuing authority.