GB/T 43536.2-2023

Active

Three dimensional integrated circuits—Part 2:Alignment of stacked dies having fine pitch interconnect

三维集成电路 第2部分:微间距叠层芯片的校准要求

Standard Type
GBT
ICS
31.200
CCS
L56
Status
Active
Issue Date
2023-12-28
Implementation
2024-04-01
Centralized Committee
工业和信息化部(电子)
Issuing Authority
国家市场监督管理总局、国家标准化管理委员会

Application Summary AI generated

This standard specifies the alignment requirements for stacked dies with fine pitch interconnects in three-dimensional integrated circuits (3D ICs). It is applied in semiconductor manufacturing and packaging to ensure precise vertical stacking and electrical connectivity between thin chips. The standard is critical for high-density, high-performance electronics like advanced processors, memory stacks, and image sensors.

Related Standards

Transparency note: The application summary and key sentences on this page were automatically generated by AI from the standard's original text. This content has not been human-verified and should not be used for compliance or regulatory purposes. Always refer to the official standard document from the issuing authority.