GB/T 13724-2008
Active821 BUS - Microprocessor system bus for 1 to 4 byte data
821总线 １至４字节数据微处理机系统总线
Application Summary AI generated
GB/T 13724-2008 defines the electrical, timing, and mechanical specifications for the 821 bus, a parallel system bus designed for microprocessors handling 1 to 4 bytes of data. It is applied in the design and integration of computer systems, industrial controllers, and embedded devices that require standardized interconnection between CPU modules, memory, and peripherals. This standard ensures interoperability and reliable data transfer in multi-board microprocessor systems, particularly in Chinese domestic electronics and automation equipment.
Related Standards
GB/T 19244-2003
Information technology--High performance serial bus
GB/T 18471-2001
VXIbus system specifications
GB/T 6107-2000
Interface between data terminal equipment and data circuit terminating equipment employing serial binary data interchange
GB/T 16654-1996
Technical requirements for ISDN(2B+D)NT1 user-network interface equipment
GB/T 15533-1995
Information processing systems--Smallcomputer system interface(SCSI)
GB/T 15189-1994
Specification of DOS Chinese information processing system interface
GB/T 15125-1994
Informationtechnology--Data communication--25-Pole DTE/DCE interface connector and contact number assignments
GB/T 14241-1993
Information processing--Processor system bus interface (Eurobus A)
Transparency note: The application summary and key sentences on this page were automatically generated by AI from the standard's original text. This content has not been human-verified and should not be used for compliance or regulatory purposes. Always refer to the official standard document from the issuing authority.